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This paper presents the use of a new structure of active inductor named cascoded ﬂipped-active inductor
(CASFAI) in a T-type high-pass tunable output matching network of a class-E RF power ampliﬁer (RFPA)
to control the output power and enhance the efﬁciency. The designed CASFAI behaves as an inductor in
the frequency range of 0–6.9 GHz, and has reached to a maximum quality factor of 4406, inductance
value of 7.56 nH, 3rd order harmonic distortion better than 30 dB for 0 dBm input power, while
consumes only 2 mW power. In order to consider the performance of the proposed active inductor-based
tunable output matching network on the output power level and power added efﬁciency (PAE) of RFPA,
the CASFAI is applied as a variable inductor to the output matching network of RFPA. The overall circuit is
designed and validated in ADS in a 0.18 mm CMOS process and 1.5 V supply voltage. The results indicate
that by increasing the inductance value of the matching network in constant operating frequency, the
PAE peak moves from high power to low power levels without any degradation. Therefore, it is possible
to maintain the power efﬁciency at the same maximum level for lower input drive levels.
& 2015 Elsevier B.V. All rights reserved.
1. Introduction
Rapid progress in cellular communication and its spread applica-
tions have propelled manufacturers of radio transceivers to integrate
their products and decrease the number of off-chip elements. Most of
blocks forming the wireless communication systems need to be
impedance matched with the inputs and/or outputs of other existing
blocks in the system, like power ampliﬁer (PA), low noise ampliﬁer
(LNA), etc. Power ampliﬁers are responsible for amplifying the input
modulated RF signal before transferring to the antenna. Due to the
limited battery life and also its linearity constraints, improving the
efﬁciency of a PA in mobile applications is essentially important [1].
When designing the output matching network of a PA, the output
impedance is usually considered constant. However, it is variable
most of the time and imposes mismatch conditions to the ampliﬁer,
degrading important parameters such as effective output power,
efﬁciency, and phase characteristic. For example, in mobile cell
phones, the input impedance of the antenna can be considerably
changed by the presence of humans in its vicinity [2]. Furthermore, a
mismatch increases the reﬂection between blocks, and hence,
decreases the RF circuit performance, considerably. The impedance
matching network can decrease this reﬂection, maximizes the
transferred power to the load, and also minimizes the returns from
the load. The impedance matching occurs at a certain frequency
(especially at the resonance frequency) and causes that the max-
imum power is transferred between the supply and load. For an
efﬁcient change in the load impedance of the output stage as a
function of desired output power level and also for increasing the
total efﬁciency of the PA, a tunable impedance matching network
including one or more elements with tuning capability is needed to
obtain a desired impedance value. Furthermore, these matching
networks can compensate amplitude and phase distortions produced
by transistors. On the other hand, ampliﬁers usually suffer from
efﬁciency reduction in low power region [3]. Therefore, having an
efﬁciency enhancement strategy for low power operating conditions
is mandatory.
Most architectures of tunable impedance matching network
insert phase variation to the power gain, meaning that each output
power has a different phase, causing AM–PM distortion. This will
result in linearity degradation of a PA. One invoked method to
overcome this issue is using a constant phase matching network.
The T-type high-pass matching network, shown in Fig. 1, consist-
ing of two high-pass LC networks with constant phase character-
istic, is considered here as a variable impedance converter, which
converts the system impedance Z0 to the desired load impedance
without any phase variation [3].
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The input impedance and phase difference between input and
output currents of the T-type matching network at the resonance
frequency, ω¼ ω0 ¼ ð1=
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
LPCS
p
Þ, is as follows:
Zin ¼ Ropt ¼
LP
Z0CS
& Δϕ¼ π
2
ð1Þ
According to (1), at the speciﬁed resonance frequency, which
corresponds to a constant value for the product of tunable
capacitance, CS, and inductance, LP, the desired impedance can
be varied as a ratio of inductance to capacitance, while the phase
difference between the input and output signals is constant (π/2).
Although, there is a little circuit complexity in the matching
networks consisting of passive elements, spiral inductors and
variable capacitors (varactors), the tuning range of varactors are
limited, while spiral inductors are very bulky with low and ﬁxed
inductance, low quality factor and self-resonance frequency, sen-
sitive to temperature variation at high frequencies, and incompa-
tible with low cost standard CMOS processes [4]. Therefore, this
paper presents a T-type matching network with gyrator-based
active inductor as a tunable matching network for RFPA, which has
more advantages in terms of higher quality factor, tunability
performance, ability to implement in low cost CMOS processes,
and appropriate for reducing size and cost of the chips.
This paper is organized as follows; in section II, the proposed
CMOS active inductor employed in the RFPA is introduced. Section
III presents the RFPA design procedure with the active inductor-
based tunable output matching network and the results are
explored. Finally, conclusion is summarized in section IV.
2. Proposed active inductor
The idea of active inductor originates from the theory of gyrator
which is based on two back-to-back connected positive and
negative transconductors [5,6]. As shown in Fig. 2(a), when the
output port of gyrator is loaded by a capacitor, named gyrator-C
network, its input impedance shows inductive behavior, as
follows:
Zin ¼ s
C
gm1 gm2
) L¼ C
gm1gm2
ð2Þ
Since the input or output impedances of the transconductors in
the gyrator-C network are limited, the synthesized inductor is
lossy, meaning that it has parasitic resistance and capacitance. The
small signal equivalent circuit of a lossy gyrator-C network can be
represented by an RLC network as shown in Fig. 2(b). This means
that the circuit has inductive characteristic only in a speciﬁc
frequency range.
Usually, simple structures are preferred for RF circuits [7–11].
The conﬁguration of basic ﬂipped-active inductor (FAI) introduced
in [9] and [10] is very simple and consists of only two transistors.
As shown in Fig. 3(a), transistorM2 located in the forward path has
a positive transconductance (gm2) while transistor M1 in the
feedback path provides a negative transconductance (gm1). How-
ever, it suffers from low input voltage swing limited to the nMOS
threshold voltage minus the overdrive voltage of transistor M2,
which is not sufﬁcient in most applications and increases non-
linearity. Furthermore, this design requires more power consump-
tion to achieve adequate inductance value and high quality factor.
In order to overcome these problems, a cascoded ﬂipped-active
inductor (CASFAI) presented in [11] is used here for the tunable
output matching network of RFPA. In this structure, as shown in
Fig. 3(b), a common-gate pMOS transistor M3, added in the
feedback path, increases the feedback gain and decreases the
equivalent series resistance (RS) of the inductor by a factor of
gm3ro3, where ro3 is the output resista.nce of the aforementioned
transistor M3. This leads to an increase in the quality factor of
CASFAI in comparison to the conventional FAI. Additionally, the
input voltage swing of this architecture can be increased with
respect to the conventional FAI, as the drain voltage of M2 has a
value of VD2 ¼ VSG3þVG3, which can be close to Vdd [12]. Moreover,
Fig. 1. Conﬁguration of a variable impedance converter using a high-pass T
network.
Fig. 2. (a) Gyrator-C network, and (b) equivalent RLC model.
Fig. 3. (a) Basic ﬂipped-active inductor, (b) cascoded ﬂipped-active inductor, and
(c) small signal equivalent circuit.
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due to the additional loop gain provided by the transistor M3, the
drain voltage of transistor M2 has a small variation, leading to a
decrease in the effect of the channel length modulation, which in
turn improves the linearity performance [11].
From Fig. 3(c), by neglecting the gate-drain capacitance and
considering gm44go, the equivalent RLC model parameters of
the CASFAI are as follows:
Cp ¼ Cgs2;Gp ¼ 1=RP  gm2
Rs ¼
go2go3
gm1gm2gm3
; Ls ¼
Cgs3
gm2gm3
ð3Þ
where gmi, goi, and Cgsi are the transconductance, output
conductance, and gate-source capacitance of transistor Mi, respec-
tively. By neglecting the series resistance, the self-resonance
frequency, ω0, and Q of the CASFAI circuit can be expressed as:
ω0 ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
ωt2ωt3
p
;Q ¼ ω0
BW
¼
ﬃﬃﬃﬃﬃﬃﬃ
ωt3
ωt2
r
ð4Þ
where ωti ¼ gmi=Cgsi is the unity-gain frequency of transistorMi. An
interesting point is that the transistor M1 does not affect the
inductance value of the CASFAI, leading to more degrees of
freedom in the design procedure. Hence, increasing the dimen-
sions of M1 further reduces the series resistance and, opposite to
the FAI structure, it helps to achieve a higher quality factor without
degrading the inductance value. Additionally, the inductance value
can be increased by reducing the transconductance of M2, enhan-
cing the parallel resistance and the quality factor. In this case, the
reduction effect of gm2 on the series resistance can be compen-
sated by increasing gm1. Alternatively, unlike the basic FAI struc-
ture, in order to have a high Q without degrading ω0, ωt3 can be
increased just by the bias current of the transistor M3 (Ib) and
without any additional current source [11].
One of the most important characteristics of the active inductor
used in the RFPA is its linearity performance. Considering Fig. 3(b)
to calculate the second and third order harmonic distortions, HD2
and HD3, of the proposed CASFAI, the input current of the inductor,
Iin, should be determined as a nonlinear function of the input
voltage, Vin. By using a Taylor series expansion and considering the
ﬁrst three terms, Iin versus Vin can be derived as follows:
Iin ¼ β1Vinþβ2V2inþβ3V3in ð5Þ
where the coefﬁcients β1, β2, and β3 should be determined through
the circuit analysis. On the other hand, the input current of the
active inductor is achieved as:
Iin ¼ I1 I2 ð6Þ
where, I1 and I2 are the drain currents of the transistorsM1 andM2,
respectively. Using the Taylor series, the drain current of a NMOS
transistor can be expressed as [13]:
Id ¼ IdcþgmVgsþ
g0m
2
V2gsþ
g″m
6
V3gs ð7Þ
where Idc is the DC bias current, Vgs is the voltage signal across the
gate-source of the transistor, and gm, gm’ , and gm” are given by:
gm ¼
∂Id
∂Vgs
; g0m ¼
∂2Id
∂V2gs
; g″m ¼ ∂
3Id
∂V3gs
ð8Þ
As a result, by considering just the signal current, the drain
current of the transistor M2, I2, is as follows:
I2 ¼ gm2Vinþ
g0m2
2
V2in
g″m2
6
V3in ð9Þ
In order to calculate the drain current of the transistor M1, we
assume that the entire signal current of the transistor M2 ﬂows
through the transistorM3 and is converted to voltage at the gate of
M1 through the nonlinear resistance of the transistor M3. So, the
gate voltage of M1, Vx, can be written as:
Vx ¼ α1I3þα2I23þα3I33 ¼ α1I2þα2I22α3I32 ð10Þ
where:
α1 ¼
∂Vx
∂I3
; α2 ¼
1
2
∂2Vx
∂I23
; α3 ¼
1
6
∂3Vx
∂I33
ð11Þ
As a result, the drain current of M1 can be given by:
I1 ¼ gm1Vxþ
g0m1
2
V2xþ
g″m1
6
V3x ð12Þ
By substituting Eqs. (9), (10), and (12) in (6), β1, β2, and β3 can
be derived, which are indicated in Eqs. (13)–(15). The second and
Fig. 4. Characterizations of the CASFAI: (a) Inductance value, (b) quality factor,
(c) S-parameter, and (d) HD3 versus input power.
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third order harmonic distortions can be expressed as Eqs. (16) and
(17), respectively.
A brief performance characteristic of the proposed CASFAI
structure in a 0.18 mm CMOS process and 1.5 V supply voltage is
shown in Fig. 4. The width of transistors M1–M3 is 16 mm, 17.5 mm,
and 24 mm, respectively, all with the length of 0.18 mm. As it is
obvious, the proposed structure shows inductance behavior in the
frequency range between 0–6.9 GHz and has reached to a high
quality factor of 4406 and inductance value of 7.56 nH, while
consumes only 2 mW power. Additionally, the proposed CASFAI
has a proper linearity performance at 2.4 GHz operating frequency
due to its wider dynamic range and less sensitivity to channel
length modulation. Fig. 5 shows the large signal S-parameter
simulation of the proposed CASFAI at the same frequency. As it
can be seen, the CASFAI starts to distort around 8 dBm input
power level. However, the deviation of real part and imaginary
part of S11 is around 0.5 dB and 0.06 dB, respectively for 0–15 dBm
power range. Table 1 shows the maximum quality factor, power
consumption, inductance value, inductance range, and supply
voltage of the CASFAI in comparison with some other works.
Although the inductance value of the CASFAI is lower than that in
[4,7,14], its maximum quality factor as well as its inductance range
is higher, while dissipates less power than [4,7,8].
3. Proposed RFPA with tunable active inductor-based output
matching network
In this section, the performance characteristic of a class-E RFPA
with T-type tunable output matching network based on the proposed
active inductor is discussed. Fig. 6 shows the structure of a class-E PA
circuit including the ﬁnite DC-feed inductance (Ldc), shunt capacitance
(Cp), input and output matching networks (L2–C2–Lg and LP–CS), and a
series resonance network (L1–C1) tuned at the fundamental harmonic
of input signal, leading that only a sinusoidal signal will be passed to
the load. The inductor Lg is also responsible for biasing the transistor
ME. The gate bias voltage (Vg) of transistor ME is set to the threshold
point to have a duty cycle of 50%.
Input matching network is used to increase the power gain,
while output matching one increases the maximum output power
level and efﬁciency for a given input power level [15]. This paper
focuses on the output matching network which converts the
standard load resistance (50 Ω) to the desired load (Ropt).
In order to have a PA with tunable output matching network,
the passive inductor LP in Fig. 6 is replaced by its proposed CASFAI
active counterpart, as shown in Fig. 7, and the overall circuit is
designed for 2.4 GHz operating frequency. As the inductance value
of the designed CASFAI equals 4.1 nH at 2.4 GHz and 1.5 V supply
voltage (according to Fig. 4(a)), the needed capacitors CS for the
output matching network are as below:
β1 ¼ gm2 1þα1gm1
  ð13Þ
β2 ¼ g2m2 α2gm1þα21
g0m1
2
 
g
0
m2
2
1þα1gm1
  ð14Þ
β3 ¼
g″m2
6
1þα1gm1
 þα1g3m2 α2g0m1þα21g00m16
 
gm2 g0m2 α2gm1þα21
g0m1
2
 
α3gm1g2m2
 
ð15Þ
HD2 ¼
1
2
β2
β1
Vin ¼
Vin
2
1
1þα1gm1
	 
 gm2 α2gm1þα21g00m12
 
1
2
g0m2
gm2
1þα1gm1
	 
 ð16Þ
HD3 ¼
1
4
β3
β1
v2in ¼
v2in
4
g″m2
6gm2
þ 1
1þα1gm1
	 
 α1g2m2 α2g0m1þα21g″m16
 "
g0m2 α2gm1þα21
g0m1
2
 
þα3gm1g2m2
#
ð17Þ
CS ¼
1
LPω2
) CS ¼ 1:1 pF ð18Þ
According to Eq. (1) and based on the above parameters for the
output matching network, the standard constant load resistance
RL¼50 Ω is converted to the desired load of RoptE75 Ω through the
output matching network. Therefore, the output power of the RFPA,
Pout, DC-feed inductance, Ldc, and shunt capacitance, CP, is obtained
which equal approximately 16 dBm, 3.64 nH, and 0.6 pF, respectively,
based on the class-E design equations, as below [16,17]:
Pout ¼ 1:365V
2
dd
Ropt
ð19Þ
Ldc ¼ 0:732
Ropt
ω
ð20Þ
CP ¼
0:685
ωRopt
ð21Þ
where Vdd and ω are the supply voltage and resonance frequency,
respectively. Other parameters of the RFPA are listed in Table 2.
The layout of the proposed RFPA with active inductor-based
output matching network is shown in Fig. 8. The total chip area is
0.52 mm2.
Fig. 9 shows the drain voltage and current waveforms of the RFPA,
which conﬁrms that the PA works as a class-E power ampliﬁer with
non-overlapping current and voltage. Additionally, the drain current
and voltage are not at their maximum level at the same time,
reducing the power dissipation of the power device.
Some characteristics of the RFPA are given in Fig. 10. In
particular, on the one side, Fig. 10(a) shows the efﬁciency of the
ampliﬁer versus input power. As it can be seen, the power
efﬁciency is about 72% at input power level of 0 dBm. Additionally,
for the same input power level, the ampliﬁer generates an output
power about 15 dBm at the operating frequency of 2.4 GHz, as
shown in Fig. 10(b). On the other hand, power gain and power
added efﬁciency (PAE) versus output power level is given in Fig. 10
(c) and (d), respectively. As it is obvious, for the mentioned outputFig. 5. Large signal S-parameter simulation of the CASFAI.
Table 1
Performance comparison of CASFAI with some works.
Reference [4] [7] [8] [14] CASFAI
Q-Factor 244 1.5 68000 1067 4406
Inductance value (nH) 153 39 1.1 550 7.56
Power consumption (mW) 10 3 5 0.65 2
Inductance range (GHz) 0.16 0.35 0.53 5.6 6.9
Supply voltage (V) 1.8 3 2 1.8 1.5
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power level of 15 dBm, the RFPA has reached to the maximum PAE
of 70%. Furthermore, the output power and PAE of the RFPA as a
function of input power variations in the range of 20 to 10 dBm
are demonstrated in Fig. 11. The results reveal that PAE has
reached to its maximum value of 70% at the input power level of
0 dBm, in which the output power is 15 dBm.
The effect of temperature variation on the PAE and power gain
of the RFPA with active inductor-based output matching network
is given in Fig. 12. As it can be seen, when the temperature varies
from 20 1C toþ80 1C, the PAE and power gain change only 5%
and 0.25 dB, respectively.
In order to consider the effect of the active inductor on the
RFPA nonlinearity, the output spectrum of the RFPA with active
inductor-based output matching network is given in Fig. 13 in
comparison with the case of using a passive spiral inductor in the
Fig. 6. Schematic of a CMOS class-E power ampliﬁer with impedance matching networks.
Fig. 7. Schematic of the class-E RFPA with the proposed active inductor-based output matching network.
Table 2
RFPA parameters.
Parameter Value Parameter Value
L1 9 nH L2 0.01 nH
C1 0.5 pF C2 0.5 pF
ME 220 mm/0.18 mm Lg 5 nH
Fig. 8. Layout of the proposed RFPA with active inductor-based output matching
network.
Fig. 9. Drain voltage and current waveforms of the RFPA.
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output matching network of the RFPA. As it can be seen, the active
inductor increases HD3 of the overall circuit just by 3 dB. As a
result, the utilized active inductor has no signiﬁcant effect on the
linearity performance of the RFPA.
In order to evaluate the tunability effect of the proposed active
inductor-based tunable output matching network on the output
power level control and PAE of the RFPA, Eq. (1) is rewritten versus
active inductor LP as (22), in which the product of CS and LP is
considered constant according to the resonance frequency.
Zin ¼ Ropt ¼
LPω0ð Þ2
Z0
ð22Þ
As a consequence, at the constant operating frequency, the
desired load resistance, and hence, output power level can be
changed by considering different values for the tunable inductor.
For this purpose, the inductance value has been increased in two
ways by increasing the bias voltage of transistors M3 or M6 (Va or
VBias in Fig. 7).
Fig. 14 shows the PAE of the RFPA versus output power level for
different values of the active inductor bias voltages. The results
reveal that as the optimum load resistance increases by increasing
the inductance value, the PAE peak moves from high power to low
power levels without any degradation. Therefore, it is possible to
retain the power efﬁciency at the same maximum level for lower
input drive levels, whereas in the case of a ﬁxed output matching
network, the PAE will be degraded when the output power level
moves down.
Performance characteristics of the proposed RFPA with active
inductor-based output matching network in comparison with
some other works [3,17–19] are summarized in Table 3. Although
Fig. 10. Characterizations of the RFPA, (a) efﬁciency, (b) output power, (c) power
gain, and (d) PAE.
Fig. 11. Output power and PAE of the RFPA as a function of input power variations.
Fig. 12. Effect of temperature variation on (a) PAE, and (b) power gain of the RFPA.
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the output power of the proposed RFPA is lower than that in
[17–19], its required input power is lower than [18,19], while it has
reached to a maximum PAE of 70%.
4. Conclusion
An active inductor-based T-type high-pass tunable output
matching network with a new structure of CASFAI active inductor
for a class-E RFPA is presented in order to control the output
power and enhance the efﬁciency. The performance metrics of the
designed CASFAI indicate that it behaves as an inductor in the
frequency range of 0–6.9 GHz, and has reached to a maximum
quality factor of 4406, inductance value of 7.56 nH, 3rd order
harmonic distortion better than –30 dB for 0 dBm input power,
while consumes only 2 mW power. To evaluate the tunability
performance of the proposed CASFAI-based tunable output match-
ing network on the output power level and PAE of RFPA, it is
applied as a variable inductor to the output matching network of
RFPA and the overall circuit is validated in ADS in a 0.18 mm CMOS
process and 1.5 V supply voltage. The results indicate that by
increasing the inductance value of the matching network in
constant operating frequency, the PAE peak moves from high
power to low power region without any efﬁciency degradation,
and hence, it is possible to maintain the power efﬁciency at the
same maximum level for lower input drive levels.
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